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High-speed, low-power, reconfigurable
electronic hardware has been developed
to implement ICER-3D, an algorithm for
compressing hyperspectral-image data.
The algorithm and parts thereof have
been the topics of several NASA Tech
Briefs articles, including “Context Mod-
eler for Wavelet Compression of Hyper-
spectral Images” (NPO-43239) and
“ICER-3D Hyperspectral Image Com-
pression Software” (NPO-43238), which
appear elsewhere in this issue of NASA
Tech Briefs. As described in more detail in
those articles, the algorithm includes
three main subalgorithms: one for com-
puting wavelet transforms, one for con-
text modeling, and one for entropy en-
coding. For the purpose of designing the
hardware, these subalgorithms are
treated as modules to be implemented
efficiently in field-programmable gate ar-
rays (FPGAs).
The design takes advantage of indus-
try-standard, commercially available
FPGAs. The implementation targets the
Xilinx Virtex II pro architecture, which
has embedded PowerPC processor cores
with flexible on-chip bus architecture. It
incorporates an efficient parallel and
pipelined architecture to compress the
three-dimensional image data. The de-
sign provides for internal buffering to
minimize intensive input/output opera-
tions while making efficient use of off-
chip memory. The design is scalable in
that the subalgorithms are implemented
as independent hardware modules that
can be combined in parallel to increase
throughput. The on-chip processor
manages the overall operation of the
compression system, including execu-
tion of the top-level control functions as
well as scheduling, initiating, and moni-
toring processes.
The design prototype has been demon-
strated to be capable of compressing hyper-
spectral data at a rate of 4.5 megasamples
per second at a conservative clock fre-
quency of 50 MHz, with a potential for sub-
stantially greater throughput at a higher
clock frequency. The power consumption
of the prototype is less than 6.5 W.
The reconfigurability (by means of re-
programming) of the FPGAs makes it pos-
sible to effectively alter the design to some
extent to satisfy different requirements
without adding hardware. The implemen-
tation could be easily propagated to fu-
ture FPGA generations and/or to custom
application-specific integrated circuits.
This work was done by Nazeeh Aranki, Jeffrey
Namkung, Carlos Villalpando, Aaron Kiely,
Matthew Klimesh, and Hua Xie of Caltech for
NASA’s Jet Propulsion Laboratory. Further in-
formation is contained in a TSP (see page 1).
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Multiple hardware cores can be combined to increase throughput.
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Spatio-Temporal Equalizer for a Receiving-Antenna Feed Array 
Suppression of multipath effects and robust pointing would be achieved. 
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A spatio-temporal equalizer has
been conceived as an improved
means of suppressing multipath ef-
fects in the reception of aeronauti-
cal telemetry signals, and may be
adaptable to radar and aeronautical
communication applications as
well. This equalizer would be an in-
tegral part of a system that would
also include a seven-element planar
array of receiving feed horns cen-
tered at the focal point of a parabo-
loidal antenna that would be nomi-
nally aimed at or near the aircraft
that would be the source of the sig-
nal that one seeks to receive (see
Figure 1). This spatio-temporal
equalizer would consist mostly of a
bank of seven adaptive finite-im-
pulse-response (FIR) filters — one
Figure 1. Signals Received by a Focal-Plane Array of feed horns would be processed by the spatio-tempo-
ral equalizer to suppress multipath effects and extract antenna-pointing information.
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